

1 --24. A process for assigning tasks in a multiprocessor digital data processing system
 2 having a preemptive operating system, and a given number of processors capable of processing
 3 said tasks in parallel, comprising dividing said processors (20a-21a, 20b-22b, 20c) in at least one
 4 preliminary phase into groups (Ga, Gb, Gc) each group comprising predetermined numbers of
 5 processors, and each of said processor groups being associated with an elementary queue (5a, 5b,
 6 5c), each of the tasks being associated with one of the processors associated with said elementary
 7 queue (5a, 5b, 5c), and storing a predetermined number of tasks to be processed in a given order
 8 of priority.

25. A process according to claim 24, characterized in that said groups each comprise
 an identical number of processors (200-203, 210-213).

26. A process according to claim 24, comprising generating a series of tests and
 measurements in an additional preliminary phase for determining the number of processors in
 each group and the number of groups for achieving the best performance of said system.

27. A process according to claim 24, wherein the architecture of said system is of the
 non-uniform memory access type (NUMA), and the system (1) is constituted by a predetermined
 number of modules (M0, M1) linked to one another, each comprising a given number of
 processors (200-203, 210-213) and storage means, each of said modules (M0, M1) constituting
 one of said groups, each module being associated with one of said elementary queues of an
 associated processor.

28. A process according to claim 24, further comprising associating each of said
 processors with a first data structure for identification of the associated processor, said first data
 structure comprises at least one first set of pointers (p200 through p203), associating said first set
 of pointers with one of said elementary queues (5a, 5b), associating each of said elementary
 queues (5a, 5b) with a second data structure, said second data structure having at least one
 second set of pointers (pp5a, pp5b), associating said second data structure with one of said

processor groups (200-201, 202-203), storing all of the tasks to be processed ($T1$ through $T10$) in said system (1) in a table (4), each of said second data structures of the elementary queues (5a, 5b) further comprising a third set of pointers ($pT1, pT5, pT10$), said third set of pointers each associating elementary queues (5a, 5b) with one of said tasks ($T1$ through $T10$) stored in the table (4) or with a series of concatenated tasks, and associating each of said tasks ($T1$ through $T10$) of the table (4) with a third data structure that comprises a fourth set of pointers ($p5a1$ through $p5a4, p5b1$ through $p5b10$) said fourth set of pointers associating third data structure with one of said elementary queues (5a, 5b).

29. A process according to claim 24, further comprising distributing said tasks among said elementary queues (5a, 5b) in at least one additional phase by searching, when a new task to be processed (Tz) is created, for a queue with the lightest load (5y) among all of said elementary queues (5a, 5x, 5y, 5p) of said system (1) and assigning said new task to said elementary queue with the lightest load so as to balance the global load of said system (1) among said elementary queues (5a, 5x, 5y, 5p).

30. A process according to claim 29, further comprising performing said distribution of tasks by determining a composite load parameter associated with each of said elementary queues (5a, 5x, 5y, 5p) associating each processor (2a, 2x, 2y, 2p) with a memory (Mema, Memx, Memy, Memp), calculating said composite load parameter as the sum of the load of a processor or a processor group associated with said elementary queue and the load of the memory associated with said processor or processor group.

31. A process according to claim 29, further comprising checking in a preliminary step whether said task (Tz) is linked to one of said elementary queues (5a, 5x, 5y, 5p), and when said test is positive, assigning said linked task to the elementary queue.

32. A process according to claim 24, further comprising at least one additional phase and searching for a remote elementary queue (5y) that is not empty when one of said elementary

3 queues (5q) associated with one of said processor groups (2q) is empty of executable tasks
 4 selecting in said empty elementary queue (5y) a task executable by one of said processors (2q) of
 5 said processor group associated with the empty elementary queue (5q) and transmitting said
 6 selected task to said one of said processor (2q) for processing so as to globally balance the
 7 processing of said tasks in said system (1).

1 33. A process according to claim 32, characterized in that said non-empty elementary
 2 queue (5y) has a predetermined minimal occupation threshold.

34. A process according to claim 33, further comprising storing the tasks in
 decreasing order of priority, skipping a predetermined number of tasks before scanning the other
 tasks of said non-empty elementary queue (5y) in order to search for an executable task and have
 said executable task processed by one of said processors (2q) of said processor group associated
 with the empty elementary queue (5q).

35. A process according to claim 34, characterized in that said number of skipped
 tasks and the maximum number of scanned tasks among all tasks stored in said non-empty
 elementary queue (5q) are variable over time and are determined by a self-adapting process from
 the number of tasks that are or are not found during said scans and from the position of these
 tasks, sequenced in order of priority, in said non-empty elementary queue (5q).

1 36. A process according to claim 32, characterized in that said selected task is
 2 associated with a minimal value of a cost parameter, which measures global performance
 3 degradation of said system (1) due to the processing of said selected task in said non-empty
 4 remote elementary queue (5q) by one of said processors of said processor group associated with
 5 the empty elementary queue (2q).

1 37. A process according to claim 24, further comprising periodically measuring for a
 2 balanced distribution of said tasks in said elementary queues (5a, 5x, 5y, 5p) in at least one

additional phase and when an unbalanced state of said system (1) is determined, selectively moving tasks from at least one elementary queue with a heavier load (5x) to an elementary queue with a lighter load (5y).

38. A process according to claim 37 comprising discontinuing the step of selectively moving tasks when said imbalance is below a certain threshold.

39. A process according to claim 37 wherein all or some of said tasks belong to multitask processes, and each multitask process requires a given memory size and workload, further comprising measuring workloads and memory sizes, in the system and selecting the process requiring the greatest workload and the smallest memory size, and moving all the tasks of said selected process to the elementary queue with the lightest load (5y).

40. A process according to claim 39, characterized in that it comprises a preliminary step of checking whether all tasks of said multitask process that must be moved belong to the elementary queue set with the heaviest load (5x) and whether any task is linked to any of said groups.

41. A process according to claim 24 characterized in that said preemptive operating system is of the "UNIX" type.

42. Architecture for a multiprocessor digital data processing system comprising a given number of processors for implementing a process for assigning tasks to be processed to said processors, said system having a preemptive operating system and a given number of processors capable of processing said task in parallel, said processors (20a-21a, 20b-22b, 20c) being divided into groups (Ga, Gb, Gc), and an elementary queue (5a, 5b, 5c) associated with each of the groups (Ga, Gb, Gc), each of said elementary queues (5a, 5b, 5c) storing a predetermined number of tasks to be processed in a given order of priority, so that each of the

8 tasks of each of said elementary queues (5a, 5b, 5c) is associated with one of the processors of
9 this elementary queue (20a-21a, 20b-22b, 20c).

1 43. Architecture according to claim 42, further comprising means (6) for determining
2 the load of said elementary queues (5a, 5x, 5y, 5p) and for assigning a new task created in said
3 system to the elementary queue with the lightest load (5y).

Sub B1
1 44. Architecture according to claim 42, further comprising, when one (5q) of said
2 elementary queues (5a, 5x, 5y, 5p) associated with one of said processors (2q) is empty, means
3 (7) for locating a non-empty, remote elementary queue (5y), and an executable task in said non
4 empty elementary queue (5y), and assigning said executable task to said one of said processor
5 (2q) for processing said executable task.

A2
1 45. Architecture according to claim 42, further comprising means (8) for detecting an
2 imbalance between elementary queues (5a, 5x, 5y, 5p), and for determining when an imbalance
3 is detected the elementary queue with the heaviest load (5x) and the elementary queue with the
4 lightest load (5y), and means for moving tasks from the elementary queue with the heaviest load
5 (5x) to the elementary queue with the lightest load (5y).

1 46. Architecture according to claim 42, wherein the operating system of the
2 processing system is of the nonuniform memory access type (NUMA), and comprises modules
3 (M0, M1) linked to one another, each module comprising a given number of processors (200-
4 203, 210-213) and storage means, each of said modules (M0, M1) constituting one of said
5 groups, each module (M0, M1) being associated with one of said elementary queues.

1 47. Architecture according to claim 43, wherein the operating system of the
2 processing system is of the nonuniform memory access type (NUMA), and comprises modules
3 (M0, M1) linked to one another, each module comprising a given number of processors (200-

203, 210-213) and storage means, each of said modules (*M0*, *M1*) constituting one of said groups, each module (*M0*, *M1*) being associated with one of said elementary queues.

48. Architecture according to claim 44, wherein the operating system of the processing system is of the nonuniform memory access type (NUMA), and comprises modules (*M0*, *M1*) linked to one another, each module comprising a given number of processors (200-203, 210-213) and storage means, each of said modules (*M0*, *M1*) constituting one of said groups, each module (*M0*, *M1*) being associated with one of said elementary queues.

49. Architecture according to claim 45, wherein the operating system of the processing system is of the nonuniform memory access type (NUMA), and comprises modules (*M0*, *M1*) linked to one another, each module comprising a given number of processors (200-203, 210-213) and storage means, each of said modules (*M0*, *M1*) constituting one of said groups, each module (*M0*, *M1*) being associated with one of said elementary queues.--